Welcome![Sign In][Sign Up]
Location:
Search - ddc fpga

Search list

[Communicationddc

Description: 介绍了一种基于软件无线电思想的频分多址中频数字化接收机系统设计方案。它采用Altera公司的FPGA构成核 心单元,通过不同的软件配置实现对三路频分多址信号的解调。
Platform: | Size: 816842 | Author: 可难 | Hits:

[Otherducddc

Description: 此文章描述了fpga在数字上变频和下变频中的实现功能及作用,对于fpga学习者有着重要作用。-This article describes the FPGA in the digital upconversion and downconversion in the realization of the function and role, the learner plays an important role in FPGA.
Platform: | Size: 954368 | Author: 岑楠 | Hits:

[Otherabc

Description: :在FPGA 上实现了对高频窄带数字信号的下变频和取样率转换,由于完全避免了需要大量逻辑资源的乘法 器和数字振荡器,其结构大为简化,再加上采用了流水处理结构,使其处理速度超过100M 样点每秒,此外它还具有 结构简单,重配置能力强的优点,具有广阔的应用前景-: In the FPGA to achieve the high-frequency narrow-band digital signal of the down-conversion and sampling rate conversion, due to completely avoid the need for a large number of logic resources and digital multiplier oscillator, greatly simplifying its structure, coupled with the use of water to deal with the structure of its processing speed of more than 100M samples per second, in addition to simple structure, strong ability to re-configure the merits, has broad application prospects
Platform: | Size: 278528 | Author: 赵平 | Hits:

[VHDL-FPGA-VerilogCICFPGA

Description: 本文总结了CIC 滤波器理论要点,介绍了采用FPGA设计CIC 滤波器的基本方法,使滤波器的参数可以按实际需要任意更改,给出了仿真结,验证了设计的可靠性和可行性。采用该方法设计的CIC 滤波器已用于DDC芯片,也适合下一代高频雷达系统的要求。-This paper summarizes the main points of CIC filter theory, introduced the CIC filter design using FPGA basic ways in which filter parameters can be arbitrary according to the actual needs change, the simulation node to verify the reliability of the design and feasibility. Designed using the CIC filter has been used in DDC chips, also suitable for the next generation of high-frequency radar system requirements.
Platform: | Size: 700416 | Author: 会飞的鱼 | Hits:

[VHDL-FPGA-VerilogDUC

Description: 数字上变频DUC是与数字下变频ddc相对应的工作.目前实现方式主要有:专用芯片,通用DSP和FPGA实现三种.本程序即给出了XILINX公司的Digital Up Converter核心程序(IP CORE)以及响应的使用说明,对于从事雷达,无线通信的工程人员和研究者有很大用处.-DUC is a digital up-conversion and digital down conversion that corresponds to the work of ddc. Realize the current approach are: ASIC, DSP and FPGA generic realize three. This procedure is given that the company XILINX core Digital Up Converter program (IP CORE) and to respond to instructions, for radar, wireless communications, engineers and researchers have great usefulness.
Platform: | Size: 305152 | Author: 周严 | Hits:

[Software EngineeringbaseCORDIC

Description: 基于CORDIC算法数字下变频器设计提出基于CORDIC算法利用FPGA平台数字下变频器设计方案-CORDIC algorithm based on the design of digital down-converter based on CORDIC algorithm using FPGA platform design Digital Downconverter
Platform: | Size: 167936 | Author: elisen | Hits:

[Program docddc

Description: 介绍了一种基于软件无线电思想的频分多址中频数字化接收机系统设计方案。它采用Altera公司的FPGA构成核 心单元,通过不同的软件配置实现对三路频分多址信号的解调。 -Introduce a software-based radio thinking FDMA digital IF receiver system design. It uses Altera s FPGA constitute the core unit, through different software configuration for the three-way realize FDMA signal demodulation.
Platform: | Size: 816128 | Author: 可难 | Hits:

[VHDL-FPGA-Verilogddc_FPGA

Description: 简要介绍了数字下变频的设计,通过采用xilinx的ise软件,ipcore的调用实现-Briefly introduced the design of digital down conversion, through the use of ise the xilinx software, ipcore call the realization of
Platform: | Size: 2578432 | Author: 望天 | Hits:

[VHDL-FPGA-VerilogRealizationofdigitaldownconversionbyFPGA

Description: 介绍在FPGA 器件上如何实现单通道数字下变频(DDC)系统。利用编写VHDL 程序和调用部分IP 核相结合的方法研究了数字下变频的FPGA 实现方法,并且完成了其主要模块的仿真和调试,并进行初步系统级验证。-Introduced in the FPGA device on how to achieve the single-channel digital down conversion (DDC) system. VHDL procedures and the use of the preparation of some call a combination of IP core method of the FPGA digital down conversion method, and completed its main modules of simulation and debugging, and initial system-level verification.
Platform: | Size: 162816 | Author: 于银 | Hits:

[VHDL-FPGA-VerilogFPGA-DDC

Description: 基于FPGA的直接数字频率合成器的设计和实现。-FPGA-Based Direct Digital Frequency Synthesizer Design and Implementation.
Platform: | Size: 100352 | Author: 孙新荣 | Hits:

[DSP programdspddc_R12p1

Description: 基于DSPbuilder搭建的DDC,里面包括CIC滤波器,FIR低通滤波器,HB半带滤波器,NCO等,实现了GC5016芯片的功能-DSPbuilder erected based on DDC, which include the CIC filter, FIR low-pass filter, HB half-band filter, NCO, etc. to achieve the function of the GC5016 chip
Platform: | Size: 17408 | Author: 郑程 | Hits:

[OtherFPGA-DDC

Description: 基于DSPbuilder的数字变频文章,有simulink方框图-Based on the number of frequency DSPbuilder articles, there are simulink block diagram
Platform: | Size: 5936128 | Author: 小聪 | Hits:

[Software Engineeringxapp1018_wcdma

Description: The Source codes for implement the DUC/DDC of UTMS on FPGA platform
Platform: | Size: 2260992 | Author: tuan | Hits:

[Software Engineeringddc

Description: 电子科大2009-应用于无线电监测的高速信号处理平台设计,软件无线电的DDC的FPGA实现!-UESTC 2009- applies to wireless monitoring of high-speed signal processing platform design, software radio DDC' s FPGA implementation!
Platform: | Size: 4819968 | Author: peter | Hits:

[Software Engineeringddc

Description: 电子科大2009-数字中频技术的研究与FPGA实现,主要是DDC的FPGA实现,NCO部分的FPGA实现!-UESTC 2009- Digital IF Research and FPGA, the FPGA implementation is mainly DDC, NCO segment FPGA to achieve!
Platform: | Size: 5854208 | Author: peter | Hits:

[Software Engineeringddc

Description: 电子科大2007-基于CORDIC的数字下变频电路的ASIC设计与实现,主要是使用cordic算法来实现DDC中的各个模块!-UESTC 2007- Based on CORDIC for digital down conversion circuit ASIC design and implementation, primarily using cordic algorithm to realize the DDC in each module!
Platform: | Size: 2469888 | Author: peter | Hits:

[Software Engineeringddc

Description: 电子科大2009-基于FPGA的DDC在频谱仪中的设计,基于fpga的频谱仪中数字中频设计!-UESTC 2009- FPGA-based DDC in the spectrum analyzer in the design, fpga based digital spectrum analyzer IF design!
Platform: | Size: 4799488 | Author: peter | Hits:

[matlabcdma2k_ddc_12_1

Description: matlab simulink 开发的CDMA2K DDC数字下变频器和滤波器,使用XILINX FPGA V5系列,并包含DDC每个阶段的输出验证matlab程序,非常实用。-matlab simulink developed CDMA2K DDC digital down converter and filter, using the XILINX FPGA V5 series, and contains the output of each stage of verification DDC matlab program, very useful.
Platform: | Size: 33792 | Author: helon | Hits:

[VHDL-FPGA-VerilogDDC

Description: 文介绍了数字下变频的组成结构,并通过一个具体的实例,给出了FPGA实现的具体过程。-Paper describes the digital down conversion of the structure, and through a specific example, given the specific FPGA implementation process.
Platform: | Size: 57344 | Author: | Hits:

[VHDL-FPGA-VerilogDDC中的抽取滤波器设计及FPGA实现

Description: 本文对下变频模块中抽取滤波进行了详细的分析,并详细阐述了其FPGA的实现过程和方法(In this paper, the decimation filtering in the down conversion module is analyzed in detail, and the realization process and method of FPGA are discussed in detail)
Platform: | Size: 472064 | Author: davidbmd | Hits:
« 12 »

CodeBus www.codebus.net